

Performance Investigation of Self-Lift and Re-Lift Luo Converter Topologies.

Asst. Professor V. Balaji, M.Tech., Ph.D.^{1*} and E. Maheswari, M.E.²

¹ Dhanalakshmi College of Engineering College, Chennai, Tamil Nadu, India.

² Sri Sairam Institute of Technology, Chennai, Tamil Nadu, India.

E-mail: balajieee@yrediffmail.com*

ABSTRACT

This paper presents the Luo Converter topologies operating with simplified control loop algorithm for high voltage applications. Traditional DC-DC Boost Converters are used in high voltage applications, but they are not economical due to the limited output voltage, efficiency and require two sensors with complex control algorithm. Moreover due to the effect of parasitic elements, the output voltage and power transfer efficiency of DC-DC converters are limited. The voltage lift technique opens a good way to improve the performance characteristics of DC-DC converter.

The voltage lift technique for DC-DC converter is analyzed with simplified closed loop algorithm. The converter is operated in both line and load disturbance to analyze its feasibility of operation to maintain fixed output voltage. These converters perform positive DC-DC voltage increasing conversion with high power density, high efficiency, low cost in simple structure. They are different from other existing DC-DC step-up converters and possess many advantages including higher output voltage with small ripples and wide range of control. Theoretical analysis and simulation results are provided to verify its performance.

(Keywords: Luo converter, PI controller, Zigler Nicholas technique, boost converter, voltage lift technique)

INTRODUCTION

Traditional DC-DC Boost Converters are used in high voltage applications but they are not economical due to the limited output voltage, efficiency and require two sensors with complex control algorithm. Because of the effect of parasitic elements, the output voltage and transfer efficiency of DC-DC converters are limited. Luo-

converters were used for the first time when Fang Lin Luo successfully applied the voltage lift technique for DC-DC converter to operate as boost mode [1]. The voltage lift technique is a technique applied in lifting the output voltage without using any external circuit, just by using the passive components [2]. It is a popular method widely applied in electronic circuit design. It has been successfully employed in DC-DC converter applications in recent years, and opened a good way to design high voltage gain converters. The output voltage increases stage-by-stage along the geometric progression. So to overcome the limitations of normal DC-DC converter and to make it with a simple control loop, a new technique called voltage lift technique is used [3].

A new series of DC-DC converter topology is analyzed which is different from conventional boost converter and they are:

1. Self-lift topology
2. Re-lift topology

For the analysis purpose the above topologies are to be simulated in MATLAB[®]/Simulation Software to verify its performance with line and load disturbances. A PWM algorithm is developed for the N-channel MOSFET switch is illustrated for the boost operation.

Self-Lift Circuit

Self-lift circuit [4] is derived from the normal buck converter circuit and it is shown in Figure 1. Self-Lift circuit is a boost converter circuit with the voltage lift components (i.e., an additional inductor and capacitor along with the basic circuit).




Figure 1: Self-Lift Topology.

It consists of passive components such as one static switch S, Diode D, two inductors L_1 , L_2 and capacitors C_1 , and C_2 . Comparing with normal boost converter, it can be seen that there are only one more capacitor C_1 , inductor L_1 and diode D_1 added into the self-lift circuit. Capacitor C_1 performs the characteristics to lift the capacitor voltage V_{C1} by a source voltage V_S .

In self-lift the switch S is N-channel power MOSFET device. It is driven by a pulse-width-modulated (PWM) switching signal with variable frequency f and conduction duty k . For this circuit, the load is usually resistive, $R = V_o/I_o$.

The basic principle of self-lift circuit in boosting up the output voltage is, charging and discharging reactive elements into a load, controlling the levels of charge and consequently the output voltage by switching the DC supply in and out of the circuit at high frequencies. They include a freewheeling diode to protect the switch from the inductors high reverse currents, and this also ensures that the generated inductor energy is applied to the load. Capacitors are connected in parallel with the load to filter output ripple and maintain a constant output voltage.

Circuit Operation

When switch S is ON, its equivalent circuit is shown in fig.2.3. The source instantaneous current i_s is equal to $i_{L1} + i_{L2}$. Inductor L_1 absorbs energy from the source. Simultaneously inductor L_2 absorbs energy from the source and capacitor C. Both currents i_{L1} and i_{L2} increase during switch-ON period. The addition of input voltage and the capacitor voltage V_{C1} that is stored in it during switch-OFF period supply load current.




Figure 2: Switch-ON Equivalent Circuit.

When switch S is off, the source instantaneous current $i_s=0$. Current i_{L1} flows through diode D and charge capacitor C_1 . Inductor L_1 transfers its stored energy to capacitor C_1 is shown in Figure-2.4. Simultaneously current i_{L2} flows through the load, which is sustained by the inductor L_2 . Both currents i_{L1} and i_{L2} decrease during switch-OFF period.




Figure 3: Switch-OFF Equivalent circuit

Analysis of Proposed Converter Self-Lift

In steady state, Self-lift circuit is shown in Figure-2.1 the average inductor voltages over a period are zero. Thus,

$$V_{C0}=V_0 \quad (1)$$

The inductor current I_L , increases in the switch-on period and decreases in the switch-off period. The corresponding voltages across L are V_1 and V_{c1} . Therefore,

$$kTV_1 = (1- k) TV_{C1} \quad (2)$$

Hence, during switch-on period, the voltage across capacitor C1 are equal to the source voltage plus the voltage across C. Since we assume that C and C1 are sufficiently large,

During switch-on period,

$$V_{C_0} = V_1 + V_{C_1} \quad (3)$$

Therefore,

$$V_{C_0} = V_1 + [k/(1-k)] V_1 = [1/(1-k)] V_1$$

$$V_0 = V_{C_0} = [1/(1-k)] V_1 \quad (4)$$

The voltage transfer gain of continuous conduction mode (CCM) is:

$$M = V_0/V_1 = 1/(1-k) \quad (5)$$

The output voltage and current and the voltage transfer gain are:

$$V_0 = [1/(1-k)] V_1$$

$$I_0 = (1-k) I_1$$

$$M = 1/(1-k)$$

Average voltages and Average currents:

$$V_C = kV_0,$$

$$V_{C_1} = V_0.$$

$$I_{L_0} = I_0,$$

$$I_L = [1/(1-k)] I_0.$$

RE-LIFT CIRCUIT

Re-lift circuit is derived from the self-lift circuit and it is shown in Figure 4. The circuit has additional voltage lift components i.e. extra capacitor and inductors in addition to that of the self-lift circuit.

Re-lift circuit performs a positive-to-positive DC-DC step up voltage conversion with high efficiency, high power density and cheap topology in a simple structure same as that of the self-lift circuit, but comparatively high voltage transfer ratio. The output voltage and current of this converter are smooth.

Two capacitors are applied to lift the output voltage by twice of the input voltage. The output voltage of the re-lift converter is double that of the self-lift converter. It consists of a static switch S, diodes D, D₁, D₂, D₁₀ and D₁₁, three inductors L, L₁ and L₀, three capacitors C, C₁ and C₂, and the output capacitor C₀. Compare with the self-lift circuit it can be seen that there is additional one capacitor C₂, one Inductor L₃ and two diode D₁ and D₂ added into the re-lift circuit. Capacitor C₂ performs the function to lift the capacitor voltage V_C by twice of source voltage V_S.




Figure 4: Re-Lift Topology.

Circuit Operation

When switch S is ON, its equivalent circuit is shown in Figure 5. The source instantaneous current is equal to $i_{L_1} + i_{L_2} + i_{C_1} + i_{L_3} + i_{C_2}$. Inductor L₁ and L and capacitor C₂ absorbs energy from the source. Simultaneously inductor L₀ absorbs energy from source and capacitor C. Both currents i_{L_1} and i_{L_2} increase during switch-ON period. The addition of input voltage and the capacitor voltage V_C that is stored in it during switch-OFF period supply the load current.




Figure 5: Switch-ON Equivalent Circuit.

When Switches S is turned OFF its equivalent circuit is shown in Figure 6. The source current is equal to zero. The stored energy in the inductors L_1 and L and the capacitor C_2 discharges and charge the capacitor C with the direction as shown in the figure 3.4. Simultaneously current i_{L0} flows through the load, which is sustained by the inductor L_0 . Both currents i_{L1} and i_{L2} decreases during switch-OFF period.




Figure 6: Switch-OFF Equivalent Circuit.

Analysis of Proposed Circuit Re-Lift

Under steady state, the average inductor voltages over a period are zero. Thus,

$$V_{C0} = V_0 \quad (6)$$

Since we assume C_2 is large enough and the source voltage V_1 biases C_2 during switch on period, thus,

$$V_{C2} = V_1 \quad (7)$$

During switch-on, the other capacitor voltage equation can also be derived since we assume all the capacitor to be large enough,

$$V_0 = V_{C1} = V_C + V_1 \quad (8)$$

The inductor current I_L increases in the switch-on period and decreases in the switch-off period. The corresponding voltages across L are V_1 and $-V_{L-OFF}$. Therefore,

$$kTV_1 = (1-k)TV_{L-OFF}$$

Hence,

$$V_{L-OFF} = [k/(1-k)] V_1 \quad (9)$$

The inductor current I_{L1} increase in the switch-on period and decreases in the switch-off period. The corresponding voltages across L_1 are V_1 and $-V_{L1-OFF}$.

$$kTV_1 = (1-k)TV_{L1-OFF}$$

$$V_{L1-OFF} = [k/(1-k)] V_1 \quad (10)$$

From switch-off period equivalent circuit,

$$V_C = V_{C-OFF} = V_{L-OFF} + V_{L1-OFF} + V_{C2}$$

$$V_C = [(1+k)/(1-k)] V_1$$

$$V_0 = V_C + V_1$$

$$V_0 = [2/(1-k)] V_1 \quad (11)$$

The voltage transfer gain of continuous conduction mode (CCM) is:

$$M_R = V_0/V_1 = 2/(1-k) \quad (12)$$

Average voltages:

$$V_C = [(1+k)/(1-k)] V_1$$

$$V_{C1} = V_0 = V_{C0}$$

$$V_{C2} = V_1$$

Average currents:

$$I_{L0} = I_0,$$

$$I_L = [1/(1-k)] I_0.$$

CLOSED LOOP CONTROLLER FOR PROPOSED CONVERTER TOPOLOGIES

Closed Loop control scheme for the proposed self-lift DC-DC converter topology is shown in the above Figures 7 and 8. The control scheme essentially consisting of only one voltage sensor with simple control structure when compared with conventional DC-DC boost converter which requires both voltage and current sensors. DC voltage of the load is fed back and compared with V_{dc} reference voltage and the error is given to the PI controller to stabilize the error and the signal obtained from the controller is the modulating signal for the PWM scheme. Signal from the PI

controller is compared with high frequency ramp signal to produce required pulse for the N-channel MOSFET switch to obtain the reference DC voltage at the load.




Figure 7: SELF-LIFT Circuit with PI-Controller.




Figure 8: RE-LIFT Circuit with PI-Controller.

This work concentrates the absolute values rather than polarity in the following description and calculations. The directions of all voltages and currents are defined and shown in Figures 7 and 8. It is assumed that all the components are ideal and the capacitors are large enough. It is assumed that the circuits operate in continuous conduction mode. The output voltage and current are V_o and I_o the input voltage and current are V_1 and I_1 .

SIMULATION RESULTS AND DISCUSSION

Simulation Parameters Taken for Analysis

Input Voltage V_1 = (10 - 9) volts
 Inductance = $100\mu\text{H}$
 Capacitance = $5\mu\text{F}$
 Load Resistance = (5 - 7) ohms.
 Switching Frequency = 50 KHz.




Figure 9: Fixed Output DC Voltage for Self-Lift.




Figure 10: Input DC Voltage for Self-Lift.




Figure 11: Fixed Output DC Voltage for Self-Lift.




Figure 12: Output DC Current for Self-Lift.




Figure 13: Fixed Output DC Voltage for Self-Lift.




Figure 18: Output DC Current Re-Lift.




Figure 14: Fixed Output DC Current for Self-Lift.




Figure 19: Fixed Output DC Voltage Re-Lift.




Figure 15: Fixed Output DC Voltage for Re-Lift.




Figure 20: Output DC Current for Re-Lift.




Figure 16: Input DC Voltage for Re-Lift.

Figure 9: Implies the output voltage for Self-lift topology and provides a fixed DC output voltage of 30 Volts. The settling time for this output voltage is less than 0.01 sec.

Figure 10: Shows the input DC voltage applied to Self-lift topology. Initially 9 Volts is maintained and introduced a change to 10 Volts at 0.06 Sec, for analyzing the line disturbance performance.




Figure 17: Fixed Output DC Voltage Re-Lift.

Figure 11: Depicts the output voltage for Self-lift topology and provides a fixed DC output voltage of 30 Volts under both line and load disturbance. Hence the circuit provides stabilized output under distortion conditions. Line disturbance applied at 0.06 Sec and load disturbance applied at 0.05 Sec.

Figure 12: Illustrates the load current for Self-lift topology under line and load disturbance. As load

resistance decreases from 6Ω to 5Ω the load current increases from 5A to 6A.

Figure 13: Depicts the output voltage for Self-lift topology and provides a fixed DC output voltage of 30 Volts under both line and load disturbance introduced at the same time. Hence the circuit provides stabilized output under distortion conditions. Both disturbances are introduced at 0.04 sec.

Figure 14: Indicates the load current for Self-lift topology under line and load disturbance introduced at the same time. As load resistance decreases from 6Ω to 5Ω the load current increases from 5A to 6A.

Figure 15: Implies the output voltage for Re-lift topology and provides a fixed DC output voltage of 60 Volts. The settling time for this output voltage is less than 0.01 sec.

Figure 16: Shows the input DC voltage applied to Re-lift topology. Initially 10 Volts is maintained and introduced a change to 9 Volts at 0.02 Sec, for analyzing the line disturbance performance.

Figure 17: Depicts the output voltage for Re-lift topology and provides a fixed DC output voltage of 60 Volts under both line and load disturbance. Hence the circuit provides stabilized output under distortion conditions. Line disturbance applied at 0.02 Sec and load disturbance applied at 0.04 Sec.

Figure 18: Illustrates the load current for Re-lift topology under line and load disturbance. As load resistance increases from 6Ω to 7Ω the load current decreases from 10A to 8.57A.

Figure 19: Depicts the output voltage for Re-lift topology and provides a fixed DC output voltage of 60 Volts under both line and load disturbance introduced at the same time. Hence the circuit provides stabilized output under distortion conditions. Both disturbances are introduced at 0.04 sec.

Figure 20: Indicates the load current for Re-lift topology under line and load disturbance introduced at the same time. As load resistance increases from 6Ω to 7Ω the load current decreases from 10A to 8.57A.

CONCLUSIONS

This paper analyzed a successful utilization of Voltage lift technique to a new series of Luo DC-DC Boost Converter Topologies with simplified control strategy. The simulation results are compared with the theoretical analysis and verified.

All Luo-Converters implementing the voltage-lift technique, avoid taking too high value of the conduction duty k , overcomes the effects of parasitic elements and increases the output voltage of the DC-DC converters. In the analyzed boost converters only one controlled is utilized whereas in conventional boost converters require two closed controllers. Hence the redundancy of the analyzed converter is reduced.

Finally, it can be concluded that Luo converters topologies are modern boost converter to replace conventional DC-DC boost converter. This converter found application in hardware, car auxiliary power supplies, industrial applications, servomotor drives, medical equipment, and a high efficiency, widely adjustable high voltage regulated power supply (HVRPS).

REFERENCES

1. Luo, F.L. 1999. "Modified Positive Output Luo Converters". IEEE 1999, International Conference on Power Electronics and Drive System, PEDS'99. July 1999. Hong Kong.
2. Luo, F.L. and Chen X.F. 1998. "Self-Lift DC-DC Converters". *Proceedings of the International Conference on Power Electronics Drives and Energy Systems for Industrial Growth (PEDES'98)*. 1-3 December 1998. 1(44):1446.
3. Luo, F.L. 1998. "Luo-Converters, Voltage Lift Technique". *Proceedings of the IEEE Power Electronics Specialist Conference IEEE PESC' 98*. Fukuoka, Japan, May 17- 22 1997. 1783-1789.
4. Luo F.L. 1998. "Re-Lift Converter: Design, Test, Simulation and Stability Analysis". *IEE - EPA Proceedings*. July 1988. 145(4):315- 325.
5. Luo, F.L. 1997. "Re-Lift Circuit: A New DC-DC Step- up (Boost) Converter". *IEE - Electronics Letters*. 2nd January 1997.
6. Luo, F.L. 1997. "Luo-Converters: A Series of New DC-DC Step-up (Boost) Conversion Circuits". *Proceedings of IEEE International Conference PEDS'97*. 26-29 May 1997. Singapore. 582-588.

7. Rashid, M.H. 1993. *Power Electronics: Circuits, Devices and Applications. Second Edition.* Prentice- Hall: New York, NY.
8. Katsuhiko Ogata, 1996. *Modern Control Engineering. Second Edition.* Prentice-Hall: New Delhi, India.
9. Medley, K.M. and Cuk, S.1995. "Dynamics of One Cycle Controlled Cuk Converter". *IEEE Trans. Power Electron.* 10(6): 634-639.
10. Sanjeevi, Kumar P., Elenchezhiyan. M., and Rajambal, K. 2007. "Extra High Voltage DC-DC Boost Converter Topologies with Simple Control Strategy". *Journal of Modeling and Simulation.* The Hindawi Publications: London, UK.

SUGGESTED CITATION

Balaji, V. and E. Maheswari. 2011. "Performance Investigation of Self-Lift and Re-Lift Luo Convert Topologies". *Pacific Journal of Science and Technology.* 12(1):17-24.



ABOUT THE AUTHORS



Dr. V. Balaji, B.E.(EEE), M.Tech. (CS&I), Ph.D. has graduated from S.C.S.V.M.V. University, Kancheepuram and from Sastra University, Tanjore. He is currently an Assistant

Professor and HOD, of Electrical and Electronics Engineering, Dhanalakshmi College of Engineering, Chennai, India. He has over 10 years of teaching experience. His current areas of research are model predictive control, process control, and Fuzzy and Neural Networks. He has published 25 research papers in national and international journals and conferences. He is a member of ISTE, IEEE, IAENG, and IAOE.



E. Maheswari, received a Bachelor of Engineering from Madras University in 2001 and a Master of Engineering in power electronics and drives from Anna University, India. She worked as a Lecturer at

Dhanalakshmi College Engineering, Tamilnadu, India and is currently working at the Sri Sairam, Institute of Technology Chennai, India. Her areas of interest include power electronics and its controlling techniques.